







VCCINT -> VCCAUX -> VCCO
 !!CAUTION!!
 3V3 VCCO connected at powerup




5V for PIB IF and VTTDDR2



(c) 2008 CESYS GmbH
 This schematics is for reference purposes only.
 Do not copy or distribute.


CESYS GmbH		
Title POWER SUPPLY		
Size A3	Document Number C1080-3807_PClE V4BASE	Rev 1.0
Date: Tuesday, April 08, 2008	Sheet 1	of 9



PCIe Interface
1x Lane, 2.5Gbit


Not connected pins PEX8311

T1	nc1	nc37	C6
P1	nc2	nc38	P4
W6	nc3	nc39	U1
B12	nc4	nc40	V2
B11	nc5	nc41	T3
C11	nc6	nc42	T4
B13	nc7	nc43	U3
C8	nc8	nc44	V6
B7	nc9	nc45	R4
B9	nc10	nc46	A12
R2	nc11	nc47	A5
N3	nc12	nc48	A6
M2	nc13	nc49	B4
V8	nc14	nc50	A4
N2	nc15	nc51	A7
T2	nc16	nc52	C7
P2	nc17	nc53	A9
N4	nc18	nc54	A7
V7	nc19	nc55	B6
R1	nc20	nc56	D16
U2	nc21	nc57	B8
Y6	nc22	nc58	B5
E6	nc23	nc59	B3
D4	nc24		
C5	nc25		
U4	nc26		
R3	nc27		
C10	nc28		
D11	nc29		
D5	nc30		
E4	nc31		
W7	nc32		
U7	nc33		
C4	nc34		
C12	nc35		
	nc36		




(c) 2008 CESYS GmbH
This schematics is for
reference purposes only.
Do not copy or distribute.

CESYS GmbH		
Title	PCIe Interface	
Size	Document Number	Rev
A3	C1080-3807_PClEV4BASE	1.0
Date:	Tuesday, April 08, 2008	Sheet 2 of 9




(c) 2008 CESYS GmbH
 This schematics is for reference purposes only.
 Do not copy or distribute.

Title			Local Bus Interface
Size	Document Number	C1080-3807_PClv4BASE	
Date:	Tuesday, April 08, 2008	Sheet	3 of 9
		Rev	1.0




(c) 2008 CESYS GmbH
 This schematics is for reference purposes only.
 Do not copy or distribute.

CESYS GmbH		
Title FPGA Power		
Size A3	Document Number C1080-3807_PClEV4BASE	Rev 1.0
Date: Tuesday, April 08, 2008	Sheet 4	of 9



(c) 2008 CESYS GmbH
 This schematics is for
 reference purposes only.
 Do not copy or distribute.


Title			FPGA DDR2 IF
Size	Document Number	Rev	
A3	C1080-3807_PcieV4BASE	1.0	
Date:	Tuesday, April 08, 2008	Sheet	7 of 9




(c) 2008 CESYS GmbH
 This schematics is for reference purposes only.
 Do not copy or distribute.

CESYS GmbH		
Title DDR2 SODIMM		
Size A3	Document Number C1080-3807_PClEV4BASE	Rev 1.0
Date: Tuesday, April 08, 2008		
Sheet		8 of 9


Clock Distribution 66MHz



DDR2 clock (LVPECL25 compatible) via PLL with external reference clock.
Optional an FPGA clock can be used as reference clock.



200MHz clock for idelay (LVPECL25 compatible)



(c) 2008 CESYS GmbH
This schematics is for
reference purposes only.
Do not copy or distribute.

Title CLOCK		
Size A3	Document Number C1080-3807_PClv4BASE	Rev 1.0
Date: Tuesday, April 08, 2008	Sheet 9	of 9